

5

# SIGNAL TRANSMISSION CIRCUIT AND METHOD FOR EQUALIZING DISPARATE DELAY TIMES DYNAMICALLY, AND DATA LATCH CIRCUIT OF SEMICONDUCTOR DEVICE IMPLEMENTING THE SAME

## BACKGROUND OF THE INVENTION

10 1. Field of the invention.

The present invention relates to an electrical circuit, and more particularly, to a signal transmission circuit and a method for equalizing disparate delay times of signal transmission paths having different delay characteristics, and a data latch circuit of a semiconductor device implementing the same.

15 2. Description of the Related Art.

When a signal is transmitted via a signal transmission path, it experiences a delay. The time of the delay depends on the individual characteristics and structure of the signal transmission path. Since the resistance and capacitance of the signal transmission path vary, the delay time varies. However, in a circuit such as a data latch circuit for latching data, at the point in time synchronized with a clock signal, it is necessary for two signals or more signals to be input at the same point in time.

20 Thus, it is necessary for the delay times of signal transmission paths having different delay characteristics to be equalized.

25 Referring to Fig. 1, two signal transmission paths A-A' 12 and B-B' 14 are shown. The delay time of the A-A' signal transmission path 12 is T1. The delay time of the B-B' signal transmission path 14 is T2, a time less than T1. Since they are different, a compensation scheme is required for equalizing the disparate delay times T1, T2.

30 Referring to Fig. 2, a scheme is shown for compensating for the time difference between T1, T2. The scheme involves inserting an additional delay element into the B-B' signal transmission path 14. The additional delay element is inverter chain 26. In another technique, the delay element is a resistance-capacitance R-C device.

10 The following are examples of signal transmission circuits, which have different delay characteristics.

15 Fig. 3A shows a case where output capacitances  $C_a$  and  $C_b$  of two signal transmission paths  $A-A'$  and  $B-B'$  are different. Fig. 3B shows a case where serial resistances  $R_a$  and  $R_b$  of the two signal transmission paths  $A-A'$  and  $B-B'$  are different. Even if capacitors  $C_{3B}$  are similar, different  $R-C$  time constants are generated.

20 Fig. 3C shows a case where merely the interconnection lengths  $T_a$  and  $T_b$  of the two signal transmission paths  $A-A'$  and  $B-B'$  are different. This alone generates a difference in delay times. Fig. 3D shows a case where the types of gates of the two signal transmission paths  $A-A'$  and  $B-B'$  are different. Fig. 3E shows a case where the types of gates are similar, but the numbers are different.

25 Fig. 4 shows a related problem in the prior art, which is a circuit for latching by adjusting four data  $B_1, B_2, B_3, B_4$  to one clock signal  $A$ . A clock signal  $A$  is input to four latch elements, and each of data  $B_1$  through  $B_4$  is input to one latch element corresponding to each of the data. The problem is that fan out of the input buffer for clock signal  $A$  is 4, while fan out of input buffer for each of data  $B_1$  through  $B_4$  is 1. So, the delay times of the clock signal  $A$  and the data  $B_1$  through  $B_4$  are different, because of the differential fan out between input buffer for clock and input buffer for data. In this case, data setup/hold time of each of the latch elements deteriorates. Thus, the overall operation speed decreases.

30 The problem of disparate delay times is pervasive. Solutions, such as those of Fig. 2 work only in part, and not continuously. That is because the delay time of an added delay device is subject to variances. The variances may arise by a difference in a semiconductor device manufacturing process, an applied voltage, and/or a temperature during operation. Accordingly, it is not easy to compensate precisely for the differences in delay time, or to maintain the compensation during operation.

## **SUMMARY OF THE INVENTION**

35 The invention overcomes these problems in the prior art.

Generally, the invention provides first and second signal transmission paths, having first and second delays respectively. An auxiliary signal transmission path additionally receives the input signal of the first path, and produces a first temporary signal that is delayed it by a third time delay related to the second time delay. A 5 controlling unit senses the difference in delays between the outputs of the first path and the auxiliary path, and outputs a delay adjustment signal. A controllable delay unit receives the delay adjustment signal, and adjusts accordingly its internal delay. The controllable delay unit receives the output from the second path, and further delays it by its internal delay to match the delay of the first path.

10 In the preferred embodiment, the auxiliary signal transmission path is a replica of the second transmission path. Accordingly, the third delay is always identical to the second delay, notwithstanding the parameters that introduce variances in the embodiments of the prior art. Due to these connections, exact compensation may be attained, which results in synchronization. Further, the synchronization is maintained even if operating conditions vary during performance.

15 An application of the invention includes a data latch circuit. Synchronization may happen with all the data, regardless of a differential fan-out of a clock signal.

20 This and other features and advantages of the invention will be better understood in view of the Detailed Description and the Drawings, in which:

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a simplified diagram of two signal transmission paths having different time delay characteristics;

25 Fig. 2 is a diagram illustrating an example of compensating for the different delay characteristics in Fig. 1 according to the prior art;

Fig. 3A through Fig. 3E are diagrams illustrating examples of pairs of signal transmission circuits having different delay characteristics;

30 Fig. 4 is a diagram illustrating a data latch circuit of a semiconductor device in the prior art;

Fig. 5 is a diagram illustrating a signal transmission circuit according to a general embodiment of the present invention;

Fig. 6 is a diagram illustrating a first particular embodiment of the signal transmission circuit of Fig. 5 according to the present invention;

Fig. 7 is a diagram illustrating a second particular embodiment of the signal transmission circuit of Fig. 5 according to the present invention;

5 Fig. 8 is a diagram illustrating a third particular embodiment of the signal transmission circuit of Fig. 5 according to the present invention;

Fig. 9 is a diagram illustrating a fourth particular embodiment of the signal transmission circuit of Fig. 5 according to the present invention;

10 Fig. 10 is a diagram illustrating an embodiment of a code controlled variable delay unit used in the circuits of Fig. 8 and Fig. 9;

Fig. 11 is a diagram illustrating an embodiment of a control code generating unit used in the circuit of Fig. 9;

15 Fig. 12 is a diagram illustrating a data latch circuit of a semiconductor device according to an embodiment of the present invention; and

Fig. 13 is a flowchart illustrating a signal transmission method according to an embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

The invention is now described in more detail.

20 Referring now to Fig. 5, a general embodiment according to the invention is described. A signal transmission circuit 50 includes first and second signal transmission paths 52 and 54. These may be made in any way known in the art, such as in the ways shown in Fig. 3A through Fig. 3E.

25 Signal transmission paths 52 and 54 receive input signals IS1, IS2. First signal transmission path 52 outputs a corresponding output signal OS1, with a first delay W1. Second signal transmission path 54 outputs a corresponding temporary signal TS2, with a second delay W2. It is assumed that the second delay W2 is shorter than the first delay W1. If not, then circuit 50 is configured equivalently in the inverse way.

30 Importantly according to the invention, circuit 50 also includes an auxiliary signal transmission path 56. In the preferred embodiment, path 56 is a replica of

path 54, although that is not necessary for practicing the invention. By replica it is meant made by the same components, arranged so as to result in the same delay time. This ensures that auxiliary signal transmission path 56 serves better as a reference.

5       Auxiliary signal transmission path 56 receives input signal IS1, and outputs a temporary signal TS1. Signal TS1 is delayed by a third delay W3, which is associated with the second delay W2. In the event that path 56 is a replica of path 54, then the third delay W3 equals exactly the second delay W2. This is advantageous for implementing the preferred embodiment of the invention.

10<sup>10</sup>   Moreover according to the invention, circuit 50 includes a controlling unit 55. Controlling unit 55 receives signals OS1, TS1, and senses a time difference between them. Unit 55 then outputs a delay adjustment signal ADJ depending on the sensed time difference. Since the signals are received continuously, the delay adjustment signal ADJ may vary with time.

15<sup>15</sup>   Further according to the invention, circuit 50 includes a controllable delay unit 58. Controllable delay unit 58 receives delay adjustment signal ADJ from controlling unit 55, and in turn adjusts its internal delay W4. Since W4 depends on delay adjustment signal ADJ, it is sometimes denoted as W4(ADJ).

20       Controllable delay unit 58 also receives signal TS2, and outputs a corresponding second output signal OS2. OS2 is delayed by internal delay W4 of unit 58.

25       In the preferred embodiment, the internal delay W4 is such that second output signal OS2 is delayed by the exact same amount as output signal OS1. In other words, the first delay W1 equals the sum of the second delay W2 and the internal delay W4. Accordingly, the internal delay W4 of unit 55 equalizes the delay times of the first and second output signals.

30       The matching of the delays is whether or not auxiliary signal transmission path 56 is a replica of second signal transmission path 54. It is highly preferred that it is indeed a replica, which will make it a better match.

35       The controlling unit 55, along with the controllable delay unit 58 may be implemented in various forms, both digital and analog. Some of these forms are given as examples of particular embodiments of the invention.

Referring now to Fig. 6, a circuit 60 is described according to a first particular embodiment. Controllable delay unit 58 (of Fig. 5) is implemented in Fig. 6 by a slave variable delay unit 68.

Controlling unit 55 includes a master variable delay unit 63. Unit 63 is adapted to receive the first temporary signal TS1. Unit 63 outputs an output signal VS corresponding to the received first temporary signal TS1, and which is delayed by a master internal delay of unit 63. In addition, the master internal delay is controlled by the same adjustment control signal ADJ used to control the internal delay of slave variable delay unit 68.

Controlling unit 55 also includes a control unit 65. Unit 65 is adapted to receive output signal VS, and the first output signal OS1. Unit 65 then generates the adjustment control signal ADJ in response to the received signals.

In the preferred embodiment, controlling unit 55 implements a feedback loop. By dynamically adjusting the adjustment control signal ADJ, unit 65 controls the master internal delay of unit 63 to equal the internal delay of slave variable delay unit 68. The feedback loop results in the phase of the second output signal OS2 to remain the same as the phase of the first output signal OS1. This occurs because the phase of the first output signal OS1 is made to track the phase of output signal VS, and the phase of output signal VS is in turn made to track the phase of second output signal OS2.

The feedback loop is best accomplished by constructing master variable delay unit 63 identically to slave variable delay unit 68. This enables a single signal ADJ to work for both the master variable delay unit 63 and the slave variable delay unit 68.

Referring now to Fig. 7 and Fig. 8, circuits 70 and 80 respectively are described, made according to a second and a third particular embodiments of the invention. They are respectively an analog and a digital version of circuit 60.

Both circuits 70, 80 have in common a phase detector 69 within control unit 65. In each case, phase detector 69 is adapted to detect a phase difference between the first output signal OS1 and the output signal VS of the master variable delay unit in the circuit. (In each case, the output signal of the master variable delay unit is the output signal VS, as further delayed by the corresponding master variable

delay unit.) Detector 69 generates a detect signal DS responsive to the detected phase difference. In each case, detector 69 is adapted to the remaining circuit (analog or digital).

5 Referring now more particularly to circuit 70, control unit 65 additionally includes an electric charge pump unit 72. Unit 72 generates a control signal CONT responsive to the detect signal DS. The voltage level of control signal CONT is proportional to the detect signal DS, by pumping electric charges according to the detect signal DS. It will be recognized that control signal CONT is an analog version of the adjustment control signal ADJ.

10 In circuit 70, the master variable delay unit 73 and the controllable delay unit 78 are implemented by voltage controlled variable delay (VCD) units. Their delay times are controlled by the voltage level of control signal CONT.

15 Referring now more particularly to circuit 80, control unit 65 additionally includes a register 82. Register 82 generates a control code signal CONT\_CODE, responsive to the detect signal DS. It will be recognized that control code signal CONT\_CODE is a digital version of the adjustment control signal ADJ. It may be either a voltage with many possible values, or a bus with N voltages that dials, by combination, a single delay, as will be seen below in Fig. 10.

20 In circuit 80, the master variable delay unit 83 and the controllable delay unit 88 are implemented by code controlled variable delay units. These may be made by a digital-to-time converter (DTC) unit. Their delay times are controlled by control code signal CONT\_CODE.

25 Referring now to Fig. 9, a circuit 90 is described that is made according to a fourth particular embodiment of circuit 50 of Fig. 5.

30 Controllable delay unit 58 may be implemented by DTC 88, same as described in connection with Fig. 8. Controlling unit 55 is adapted to generate a control code signal CONT\_CODE according to a phase difference between the first output signal OS1 and the first temporary signal TS1. Unit 55 may be implemented by a control code generating unit 97, that may be made by a time-to-digital converter (TDC) unit. It will be recognized that control code signal CONT\_CODE is another digital version of the adjustment control signal ADJ. A particular embodiment for unit 97 is given below, in Fig. 11.

The control code CON\_CODE signal generated by control code generating unit 97 may have a voltage level that defined as follows:

$$\text{CON\_CODE} = \text{C1} * \text{DT} \quad [\text{Equation 1}]$$

Here, CON\_CODE represents a control code, C1 represents a first proportionality constant, and DT represents the time difference of the two signals input from the control code generating unit 97. In this art, depending on the perspective, definitions are given sometimes in terms of time differences, and sometimes in terms of phase differences.

The delay time of the code controlled variable delay 88 is defined as follows:

$$\text{DELT} = \text{C2} * \text{CON\_CODE} \quad [\text{Equation 2}]$$

Here, CON\_CODE represents a voltage level of a control code signal, C2 represents a second proportionality constant, and DELT represents a delay time of the code controlled variable delay unit 88.

When the proportional constants satisfy the following Equation, DT and DELT become identical.

$$\text{C1} * \text{C2} = 1 \quad [\text{Equation 3}]$$

Referring now to Fig. 10, another embodiment is shown for controllable delay unit 88. It will be recognized that the embodiment of Fig. 10 is for when signal CONT\_CODE is not a single signal, but a plurality of N signals whose combination carries a code.

In Fig. 10, a circuit 100 includes a plurality of delay branches 101, 102, 103, 108. Here only N=4 branches are shown, and more are implied. This is for illustration only, and any number is possible.

Each one of delay branches 101, 102, 103, 108 has an associated delay. The delays may be stratified, so that many delay options are made available. In the preferred embodiment, there are a total of  $2^N$  delay elements, having delay times such as T, 2T, 3T, . . . ,  $2^N T$ . Thus, the delay time can be selected by the signal CONT\_CODE.

In Fig. 10, a multiplexer 109 receives the CONT\_CODE signal. Multiplexer 109 selects one of delay branches 101, 102, 103, 108, responsive to the CONT\_CODE signal. Here, the digital control code CON\_CODE is comprised of N

bits. Thus, one of the output signals of the  $2^N$  delay elements can be selected by the N bits of digital control code CON\_CODE.

In the shown embodiment, all delay branches 101, 102, 103, 108 are joined at their beginnings. Second temporary signal TS2 is received by all delay branches 101, 102, 103, 108. Multiplexer 109 then selects which one of delay branches 101, 102, 103, 108, to allow to become the second output signal OS2.

In an equivalent second embodiment, second temporary signal TS2 is received by multiplexer 109. Multiplexer 109 then selects which one of delay branches 101, 102, 103, 108, to transmit it to. All delay branches 101, 102, 103, 108 are joined at their endings, which is where the second output signal OS2 is received. The second embodiment does not require boosting the input signal N times for each of the N branches.

As such, the delay time of the code controlled variable delay in the third and fourth embodiments is controlled to remain between T and  $2^N T$  by selecting one of the  $2^N$  delay branches 101, 102, 103, 108.

Referring now to Fig. 11, an embodiment is described of a control code generating unit 97 used in Fig. 9. It will be appreciated that it has an open loop structure, with a variable delay unit that is not connected to auxiliary signal transmission path 56. It will be apparent that, while the following description is given in terms of input signals IN1, IN2, these are respectively intended for TS1, OS1.

The circuit of Fig. 11 includes a plurality of delay elements 112, each of which receives the same first input signal IN1, a plurality of phase detectors 114, and an encoder 116. Each of the delay elements 112 has a predetermined delay time, by which it delays first input signal IN1 as it outputs it. Here, there are a total of  $2^N$  delay elements having delay times such as T, 2T, 3T, ...,  $2^N T$ . Output signals of the delay elements 112 are input to the respective ones of the phase detectors 114. Thus, the number of phase detectors 114 is the same as the number of delay elements 112. Each of the phase detectors 114 compares the output signal of its associated delay element with a second input signal IN2, and outputs its result as 1 bit signal i.e., a "1" or a "0". The encoder 116 receives output bits of the phase detectors 114 and generates N bits of digital control code CON\_CODE. Therefore,

the encoder 116 is a '2<sup>N</sup> to N' encoder for coding 2<sup>N</sup> input signal bits into an N-bit output signal.

Referring to Fig. 12, a data latch circuit 120 of a semiconductor device is described, which is made according to an embodiment of the present invention.

5 Circuit 120 includes a signal transmission circuit 121, and data latch elements 126\_1 through 126\_N. As mentioned above, signal transmission circuit 121 is a signal transmission circuit for equalizing different delay characteristics.

Circuit 121 is the same as that of circuit 80, with a plurality of N slave variable delay units. Equivalently, it could be made the same as that of circuit 60 or 70.

10 More particularly, circuit 121 includes a phase detector 138, a register 139, a master variable delay unit 136, and slave variable delay units 124\_1 through 124\_N. Circuit 121 also includes a clock signal transmission path 132, first through N-th data transmission paths 122\_1 through 122\_N, and an auxiliary signal transmission path 134. Here, the delay time of each of the first through N-th data transmission paths 122\_1 through 122\_N are equal. The delay time of auxiliary signal transmission path 134 is equal to the delay time of the first through N-th data transmission paths 122\_1 through 122\_N.

15 Master variable delay unit 136 is connected to auxiliary signal transmission path 134, and slave variable delay units 124\_1 through 124\_N are connected to each of the first through N-th data transmission paths 122\_1 through 122\_N.

20 Data latch circuit 120 receives a clock signal CLK and a plurality of data D1, D2, D3, ..., DN via each of the input buffers and provides the data as internal data. Circuit 126\_1 through 126\_N then latches data D1, D2, D3, ..., DN received in response to a received clock signal, and provides the data as internal data. Thus, 25 preferably, clock signal transmission path 132 is an input buffer for a clock signal, and the first through N-th data transmission paths 122\_1 through 122\_N are input buffers for data.

25 The problem that circuit 121 faces and solves successively is differential fan-out. Fan-out of the input buffer 132 for a clock is N, whereas fan-out of the input 30 buffers 122\_1 through 122\_N for data is 1, so that a difference in delay time occurs. Thus, it is necessary for the delay time to be equalized by the signal transmission circuit of the present invention.

Circuit 121 operates as follows.

A clock signal CLK is input to the clock signal transmission path 132 and the auxiliary signal transmission path 134. An output signal DCLK of the clock signal transmission path 132 and an output signal VS of the master variable delay unit 136, 5 which is connected to the auxiliary signal transmission path 134, are input in phase detector 138. Detector 138 outputs a signal DS into register 139. Signal DS indicates the detected phase difference between the two input signals VS and DCLK. Register 139 generates a control signal CON\_CODE for controlling the delay time of master variable delay unit 136, and that of the slave variable delay units 10 124\_1 through 124\_N. When the control code CON\_CODE is a digital code, the master variable delay unit 136 and each of the slave variable delay units 124\_1 through 124\_N must be code controlled variable delay units.

The control signal CON\_CODE is continuously controlled so that no phase difference develops between in the two signals VS and DCLK. Thus, eventually, the 15r total delay time of the auxiliary signal transmission path 134 and the master variable delay unit 136 will become equal to the delay time of the clock signal transmission path 132. Accordingly, the total delay time of each data transmission path and each of the slave variable delay units will become equal to the delay time of the clock signal transmission path 132.

20 Output signals of the slave variable delay units 124\_1 through 124\_N are input to one input port of the corresponding data latch elements 126\_1 through 126\_N. An output signal DCLK of the clock signal transmission path 132 is input to another input port of each of the data latch elements 126\_1 through 126\_N. Each of the data latch elements 126\_1 through 126\_N latches data by adjusting data to the 25 output signal DCLK of the input clock signal transmission path 132. Then it outputs that data as ID1, ID2, ID3, ..., IDN.

Thus, the timing of the two signals input to each of the data latch elements 126\_1 through 126\_N can be precisely synchronized. Accordingly, the data setup and hold time of the latch elements are improved, and thus, operation speed can 30 increase.

A flip-flop may be used for the data latch elements 126\_1 through 126\_N. Thus, preferably, phase detector 138 also uses the same flip-flop as the flip-flop for

latching data. By using the same flip-flop, a difference in characteristics of phase detector 138 and the data latch elements 126\_1 through 126\_N is compensated for.

Referring to Fig. 13, a flowchart 140 is used to illustrate a time delay compensation method according to an embodiment of the present invention. The 5 method of flowchart 400 is as follows.

In a signal transmission circuit comprising different first and second signal 10 transmission paths having different delay characteristics, an auxiliary signal transmission path and a master variable delay unit serially-connected to the auxiliary signal transmission path are additionally included (step 142). A slave variable delay unit serially-connected to the second signal transmission path is additionally included (step 144). Preferably, the master variable delay unit and the slave 15 variable delay unit are delay units having the same delay characteristics and the same structure.

A first input signal is input to the first signal transmission path and to the auxiliary signal transmission path, and a second input signal is input to the second signal transmission path (step 146). A phase difference is detected by comparing the phase difference between an output signal of the first signal transmission path and an output signal of the master variable delay unit (step 148). When there is no phase difference, a control signal having a fixed value is generated (step 152).

20 When there is a phase difference, a control signal corresponding to the phase difference is generated (step 150).

The delay time of the master variable delay unit is controlled by the control signal (step 154). A delay time of the slave variable delay unit is controlled to be equal to the delay time of the master variable delay unit by applying the control 25 signal to the slave variable delay unit (step 156). Preferably, steps 148 through 156 are automatically repeated. Then, the control signal is continuously controlled so that there is no phase difference between the output signal of the first signal transmission path and the output signal of the master variable delay unit.

Accordingly, as a consequence, the delay time of the first input signal and the delay 30 time of the second input signal are equalized.

As described above, the preferred embodiments of the present invention are disclosed in the drawings and specification. Specific terms used in the preferred

embodiments are intended to explain the present invention, and are not intended to limit the scope of the present invention as described in the claims. For example, the transmission paths may be clock signal transmission paths and data signal transmission paths. Therefore, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

5

卷之三